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Semiconductor nanowires synthesized via the vapor-liquid-solid (VLS) mechanism
have attracted extensive research interest in recent years owing to their unique struc-
ture as a promising candidate for the future electronic devices. Germanium and silicon
nanowires, in particular, are compatible with the current silicon-based technology via
direct assembly. However, one of the main challenges for the successful nanowire
application in large-scale is the lack of the method for obtaining nanowires in desired
positions and directions. Therefore, the comprehensive, systematic understanding
of epitaxial nanowire growth and the more suitable method to align nanowires on
novel structure are required. In this work, the synthesis of direction and position
controlled VLS germanium and silicon nanowire on silicon substrate and its applica-
tion in the unique structure will be introduced. First, the growth of heteroepitaxial
germanium nanowires on silicon substrate is shown. The annealing temperature prior
to following germanium nanowire growth should be lower than the eutectic temper-
ature of substrate-catalyst for the heteroepitaxial growth of germanium nanowire.
Second, the homoepitaxially vertical silicon nanowires are grown on silicon substrate
through the consideration of the catalyst size and additional diborane dopant gas
flow. As the flow of impurity diborane is required at the beginning of synthesis,
the modulation-doping method creates the vertically aligned silicon nanowire with
less doped or intrinsic part in the stem structure. Third, horizontal arrays of silicon
nanowires on the unique trench structure are demonstrated. This planar alignment
xviii
of nanostructures are realized into the surrounding-gate field effect transistor (FET)
using the nanolithographic techniques.
11. INTRODUCTION
1.1 Motivation
The semiconductor industry has successfully continued to provide the integrated
circuit devices in accordance with Moore’s law since 1965, which is the trend showing
a twofold increase of transistors per chip every two years [1–3]. The continuing accom-
plishment is achieved throughout the scaling of the silicon metal-oxide-semiconductor
field-effect-transistor (MOSFET) to smaller physical dimension that provides a higher
integration density with less power consumption. In order to circumvent the limitation
of the performance of conventional MOSFET integrated circuit in near future, sev-
eral options using different materials or structures are suggested [4–7]. Among some
possible solutions, one-dimensional bottom-up semiconductor nanowire structure en-
ables bandgap engineering and improved electrical controllability of gate switching
to enhance performance while reducing power consumption [7–10]. However, there
are substantial problems to integrate a large number of nanowire blocks in a single
chip in the controlled manner, and the strong nanofabrication method that controls
and utilizes this basic bottom-up unit is required. Therefore, the primary challenges
to utilize bottom-up nanowire into the applications are the creation of a suitable
synthesis method with the controlled direction and position of nanowire.
1.1.1 Vapor-Liquid-Solid (VLS) Semiconductor Nanowire
There are many different methods for synthesizing semiconducting nanowires, and
they can be categorized into two groups; the top-down and bottom-up approaches.
The top-down nanowires fabricated by reducing a bulk material into the small parts
using current lithography technologies [11] have the issues such as the control of wire
2surface properties or optimization of wire diameter and the difficulty to modulate
the bandgap by heterostructure. The bottom-up method builds the nanostructures
reduced to a nanometer scale in the atomic level, which is beyond the limitations
of lithography with desired bandgap in crystalline structure [12]. Vapor-liquid-solid
(VLS) process is widely used synthesizing method to create high-quality single crys-
talline nanowires with controlled diameter by the size of metal catalyst. The mecha-
nism was first observed by Wagner and Ellis with micron-sized silicon whiskers [13],
and the thermodynamics and kinetics of growth process were explained by Girvar-
zov [14–16] in more than four decades ago. This additive VLS synthetic method
is useful to fabricate the nanowire heterostructures. The modified electronic, pho-
tonic, and/or thermal properties by bandgap engineering provide complex functional
building blocks in the future applications [9, 17–26].
In the metal-assisted semiconductor nanowire synthesis via VLS mechanism, three
prerequisites are necessary: metal catalyst, semiconductor source, and the high tem-
perature above the eutectic temperature of metal catalyst and semiconductor mate-
rial. In the growth of VLS silicon nanowire growth, the schematic phase diagram of
Au-Si system and the mechanisms are described in Fig.1.1 as an example [27]. The
metal catalysts are heated above the eutectic temperature of the metal-semiconductor
in the presence of a vapor-phase precursor as a source of the semiconductor. The
source of semiconductor which becomes nanowire can be supplied by volatile chem-
ical gas precursors [13, 14], metal-organic precursors [28], simple thermal evapora-
tion [29], pulsed laser ablation [30] or molecular beam epitaxy (MBE) [31]. The
continuous feeding semiconductor precursor into the surface of metal catalyst results
the supersaturation of the eutectic alloy and leads the nucleation of the solid semi-
conductor at the liquid-solid interface. Since the crystal growth is confined to the
liquid-solid(droplet-nanowire) interface, anisotropic crystal growth is occurred. As
shown in Fig.1.1(b), nanowire diameter is generally defined by the catalyst size with
thermodynamic equilibrium acting on liquid-solid interface, and the nanowire length





































Fig. 1.1. Schematics of VLS grown of Si nanowires. (a) Binary phase
diagram of Au-Si system and the illustration of VLS growth. (b) A
liquid alloy droplet of AuSi is formed above the eutectic temperature
of Au-Si(363◦C). The continued supply of silicon from vapor phase
into the liquid alloy causes the supersaturation, nucleation and the
directional growth of nanowire.
1.1.2 Nanowire Electronics
One of the most advantageous features of bottom-up VLS nanowire structure over
the conventional lithography-based structure is its flexibility to optimize the doping
type with controlled concentration maintaining crystalline structure. Therefore, it
enables the bandgap engineering in the electrical field-effect-transistor (FET) ap-
plications. The nanowire doping can be controlled by in-situ impurity incorporation
while growing nanowires, and it is confirmed by electrical characteristics of both group
IV and III-V semiconductor nanowires [22, 32–35]. The combination of n-type and
p-type doped nanowires enables complementary metal-semiconductor-oxide (CMOS)
logic circuits [36–38]. Furthermore, the heterostructure with different semiconductor
material and/or dopants enables unique and superior electrical performances [9, 39].
4The scaling of semiconductor dimension provides many benefits in FET struc-
ture but also causes the problem of the short-channel effect [40]. Multi-dimensional
gate structure provides higher on/off current ratio and steeper subthreshold slope
than conventional planar structure via fully-depleted operation [3, 7, 41]. Therefore,
nanowire FET with surrounding-gate enables superior performances and can be a
possible solution for the future application [8, 42–44]. This structure can solve the
short-channel effect, which is the challenging barrier to continue the device scaling
according to Moore’s law [40]. Moreover, the surrounding-gated nanowire array con-
nected together will increase the total drive current from multiple current channels
while maintaining low power consumption. Therefore, the MOSFET structure with
scaled nanowire arrays with surrounding-gates will provide superior transistor prop-
erties, and it can be considered as a future scaling options [3, 45].
1.2 Challenges for Integration of Vapor-Liquid-Solid Nanowire
Despite several advantages of semiconductor nanowire as useful building blocks,
most of the nanowire devices are limited to the demonstration of single device. In the
multiple researches that measure the characteristics of nanowires and utilize them, the
devices have been constructed around transferred and dispersed nanowires, therefore
nanowires should be rearranged in the secondary substrate [22, 23, 46, 47]. These
approaches are not adequate for the production of large scale integrated circuit at
low cost. Therefore, nanowires must be integrated efficiently and economically into
various device structures in order to realize its full potentials. Many different methods
are there for the predictable alignment and manipulation of nanostructure [48–51].
In this section, the current effort and status of the control of nanowire alignment, and
the challenges for the nanowire integrated device are discussed.
51.2.1 Alignment of Nanowires via Direct Transfer
Since bottom-up nanowire synthesis is not precisely controllable, many research
group tried to align nanowire in the secondary substrate by different method. For the
first, the alignment of nanowires in fluid flow to the patterned structure are shown
more than a decade ago [52]. Although this fluidic control method provides parallel
alignment with small angular variation and the pattern provides the space between
nanowires, it cannot design the end-to-end positions. Langmuir-Blodgett technique
is widely adopted for the controlled organization of nanostructures in fluid [53, 54].
The optimized compression or the movement of pinned contact line with nanowires
floating on the liquid can control the nanowire position, density and the spacing
roughly [55–57]. However, this assembly technique still induces aggregated nanowires
in high density, and the exact position control have not been accomplished. Direct
mechanical transfer of as-grown nanowires to the secondary substrate also have been
reported [58,59]. Likewise, the precise end-to-end assignment of nanowires is difficult
to be realized, although this method is direct and simple to control the parallelity.
Therefore, the transfer-and-alignment technique listed above controls the position
of nanowires very roughly and the manipulation of each nanowire into the device
structure is hard to be achieved.
1.2.2 Field-Induced Alignment
The field-induced alignment provides relatively precise control over the direct
alignment via fluid-assisted or mechanical transfer. External magnetic field can induce
or repel the magnetic material, and the nanostructures can be aligned within a field
[60–62].
Dielectrophoresis assembly of nanowires uses the process in a fluid under electric
field and a direct current (dc) or an alternating current (ac) electric field is applied
to the electrodes [63, 64]. These transfer techniques allow to align nanowires and to
control the position to a certain degree.
6However, none of these field-induced methods is competitive enough to substitute
the current photolithographic top-down skills since the precise control is limited in
several micrometer scale. Once the resolution is minimized, the nanostructures can
agglomerate or sticking together.
1.2.3 Direct Assembly of As-Grown Nanowires
The growth of nanowires onto a substrate at desired locations does not need for
the transfer technique with less accuracy. The patterns of VLS catalyst can be used
for the selective growth on desired locations. Both vertical and planar nanowire
with respect to the substrate can be manipulated as device directly. The growth
of VLS nanowires in selective area is widely accomplished by nanopatterning tech-
niques such as photolithography or electron beam (e-beam) lithography. Vertically
grown nanowire from the patterned dot followed by surround-gate formation was re-
alized into the FET at first by using ZnO nanowires [43]. This gate structure allows
better electrostatic control and offers more current density. Later, germanium and
silicon nanowires have been grown vertically simply by e-beam pattern [44, 65, 66].
The vertically aligned nanowires and direct assembly can be enabled directly using
current semiconductor technology. However, the precise three-dimensional lithogra-
phy for each individual nanowire in large scale seems to be challenging and costly.
In the dense nanowire pillars, the e-dimensional patterning of the gate for individ-
ual nanowire is difficult. In the other way, the horizontally grown nanowires can
be aligned on desired locations and directions by predefined pattern [67, 68]. How-
ever, this horizontal in-plane growth limits the selection of nanowire material and
growth substrate. Moreover, it cannot insulate the semiconductor material from the
underneath substrate. Therefore, the direct fabrication to the as-grown nanowires on
growth substrate seems not to be optimal for the real application.
71.2.4 Nanowire Integration by Bridging Method
Nanowires can link between two desired locations in the bottom-up process. A
substrate is etched to form two electrodes by microfabrication process. Nanowires
are grown across the trench between the electrode posts and form bridges in a VLS
process. This method is compatible with the current planar nanofabrication tech-
niques since nanowires aligned in parallel can be fabricated from the top without
cumbersome post-alignment or complex 3-dimensional fabrication processes.
The bridging method was first demonstrated by growing nanowires from GaAs
sidewall [69,70]. They used e-beam lithography to control the position and MOVPE
(Metalorganic Vapor-Phase Epitaxy) is used to grow wire horizontally. However, the
bridging silicon nanowires on the silicon substrates are desired for the compatibility
with existing nanomanufacturing process. Later, silicon bridging nanowires across the
trench is demonstrated between silicon post etched from a (110) oriented silicon-on-
insulator (SOI) wafer [71]. In this structure, gold film is deposited onto the vertical
surface with angle. This Si bridging nanowire structure is demonstrated as a gas
sensor system [72]. Similar structures were used for the silicon nanowires grown from
gold colloids [73]. However, either evenly deposited gold film or dispersed gold colloid
fails to define the exact position of silicon nanowire growth.
1.3 Overview of Chemical Vapor Deposition (CVD) System for Nanowire
via VLS Mechanism and Experimental Issues
1.3.1 Chemical Vapor Deposition System for Nanowire Synthesis
Chemical vapor deposition is a chemical process widely used for the formation
of a thin film on substrate material by a chemical reaction of vapor phase precur-
sors [74–76]. It involves the adsorption of atomic or molecular gas species on the
target substrate. In order to activate the process, a high energy is supplied in the
forms of heat, high frequency radiation or plasma. The initial chemical reactions of
8VLS nanowires through CVD is similar to that of the general CVD reaction [20, 76].
At first, the gas phase of precursor is transported to the substrate. The reacting pre-
cursor is cracked and transferred into the reacting surface(metal). Once the cracked
precursor is adsorbed into the metal surface, the following procedure is the same as
previously discussed in Fig.1.1. There are multiple factors that determines the quality
of nanowire such as morphology or crystal orientation. The role of major factors used
for the optimization of controlled semiconductor nanowire synthesis will be discussed
in the following subsections.
1.3.2 Temperature
In group IV nanowire synthesis, similar to the other chemical reactions, the rela-
tionship of growth rate versus temperature follows the Arrhenius plot [16, 77]. The
its kinetic rate, v, is given by Eq. 1.1,
ln v = A− Ea/RT (1.1)
where A is the Arrhenius constant and R is the universal gas constant. Eq. 1.1
shows that the logarithm of kinetic growth rate, v, is negatively proportional to the
inverse temperature (T) and proportional to the activation energy, Ea, of a step
reaction.
Therefore, sufficient temperature provides the energy to overcome the activation
barrier for the several steps such as precursor transport, precursor cracking energy,
desorption of precursor, and nucleation energy [16]. As a result, the higher tempera-
ture, generally, induces higher growth rate. Since the cracking energy in precursor gas
is critical, the growth temperature largely dependant on the precursor gas species in-
troducing to the furnace in group IV nanowire VLS growth [20]. The effect of growth
temperature on precursor will be discussed in the following subsection.
In the heat-assisted (thermal) CVD, the reactors can be divided into two cate-
gories: hot-wall CVD and cold-wall CVD [20]. If the growth temperature is high,
9Table 1.1
Bond dissociation energy in silicon and germanium precursors
Chemical Bonding Ge-H Ge-Cl Si-H Si-Cl
Dissociation Energy 288 349 318 381
Unit : kJ/mol
the hot-wall reactor furnace is generally used. In the hot-wall CVD, the catalyst for
VLS synthesis is placed on the catalyst in the cylindrical quartz tube, and the surface
of quartz tube is heated. The reacting precursor gas is heated before it reaches to
the catalyst on substrate. In contrast, the cold-wall CVD reactor is used when the
reaction temperature and pressure is relatively low, especially under an ultra-high
vacuum reactor [78]. In this reactor, only heating stage under the reacting substrate
is heated, and the affected area by heat is limited near the reactor reason.
1.3.3 Precursor
The synthesis of group IV nanowire is enabled by using the gas precursors widely
used in the semiconductor industry. Recently, the most widely used gaseous precur-
sors are germane (GeH4) for Ge nanowire and silane(SiH4) for Si nanowire. However,
chlorinated germane or silane such as germanium tetrachloride (GeCl4), silicon tetra-
chloride (SiCl4), or dichlorosilane (SiH2Cl2) have been used in high temperature (T
> 700◦C) from the early days of nanowire research [13, 14, 79, 80]. In addition to
that, volatile gases such as disilane (Si2H6) [77, 81] and digermane (Ge2H6) [82] at-
tract to observe and analyse in-situ nanowire growth under the ultra-high vacuum
transmission electron microscopy (TEM).
The different precursor species for nanowire synthesis have different reaction tem-
perature and pressure. This mainly is associated with the bond dissociation energy
of precursor. If the atomic bonding energy between semiconductor atom (Si or Ge)
and hydrogen(or chlorine) is stronger, the temperature or pressure should be higher
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to start the reaction. The bonding dissociation energy in a chlorinated molecule is
stronger than that in hydrogenated molecule as shown in Table 1.1 [83]. As a result,
generally, silane (SiH4) reacts under low temperature (T < 600
◦C) and medium to low
vacuum pressure, whereas silicon tetrachloride (SiCl4) can synthesize silicon nanowire
at high temperature (T > 700◦C) around atmospheric pressure.
Most precursors are gaseous in atmospheric temperature, and the flow rate is
controlled by mass flow controller (MFC). However, if the boiling temperature of
precursor is below the atmospheric temperature, the precursor is remained in liquid
status. The bubbling through the container of liquid precursor introduces the gas
molecule evaporated. The detailed understanding of the bubbler system for liquid
precursor such as silicon tetrachloride (SiCl4) is discussed in Appendix A.
1.3.4 Catalyst
Although gold is the most popular catalyst material for VLS nanowire synthesis,
a vast collection of metal catalysts are reported. Schmidt et al. categorized and
analysed the important factors determining favorable catalyst for stable VLS silicon
nanowire growth; schematic phase diagram of metal-silicon and surface tension of
liquid alloy droplet [20]. The metals having similar binary phase diagram with Si
to that of Au-Si ((Fig.1.1(a)) are more stable. These metals form enough silicon
concentration (higher than 10 atomic % Si) in eutectic point, and they do not form
silicide phases. A metal having silicide phases with silicon also can be the catalyst for
VLS silicon nanowire if it has high alloy surface tension in metal-Si alloy. It applies to
only three metals: Al, Ag, and Au. In addition to that, the surface tension of liquid
droplet should be larger than 0.7 J/m2 to make alloy sticking on the tip of nanowire
theoretically [84]. Several metals such as Ni, Pd, Cu, Pt, Zn satisfy this criteria, and
have been reported to synthesize silicon nanowires [20]. It also can be applied to
another group IV material, germanium, to synthesize germanium nanowires. Gold
can melt the highest group IV atoms in its Au-Si alloy (19 atomic % Si) and in its
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Au-Ge alloy (28 atomic % Ge), and the liquid surface tension of gold is 1.22 J/m2,
which is far above the threshold surface tension, 0.7 J/m2. Therefore, gold had been
most widely used for the synthesis of group IV nanowire from the first VLS nanowire
synthesis [13].
1.3.5 Other Factors to Consider
Pressure is another important factor to affect the growth orientation. The growth
rate and orientation can be determined at the beginning or altered during the growth
by total and partial pressure change [85–89]. The partial pressure can be tuned by
changing the flow rate ratio of precursor to that of balancing gas. Therefore the
optimization of the proper flow rate of each gas channel and the pressure is critical
for the nanowire morphology.
Last, the epitaxial nanowire growth in the desired orientation is possible only
on the crystalline underneath substrate. Group IV nanowire tends to grow along
<111> directions on (111) oriented substrate. For the epitaxial nanowire growth on
underlying substrate, the removal of native oxide is necessary if silicon substrate is
chosen [85]. For example, if the wet etching process is carried out to the oxidized
silicon substrate, following nanowire growth became epitaxial compare to the growth
on substrate with oxide layer as shown in Fig.1.2. The scanning electron microscope
(SEM) images on right side are the growths after native oxide removal by a buffered
hydrofluoric acid (BHF) solution (Buffered HF Improved, Transen Inc.) for 30 sec
followed by gold deposition and nanowire growth. The cross-sectional SEM reveals
the germanium nanowire growth on bare silicon substrate tends to grow along several
dominant orientations. The top-side observation of silicon nanowire grown from gold
film on Si(111) substrate reveals that the wet etching of native oxide by buffered
HF solution improves the nanowire growth epitaxy. The detailed review of nanowire







































Fig. 1.2. Effect of oxide removal wet etching. Germanium nanowire
growth using 40nm gold colloid on silicon (111) substrate (a) with
oxide layer without BHF treatment and (b) without oxide after BHF
treatment. Silicon nanowire growth using 10nm gold e-beam evapo-
rated thin film on silicon (111) substrate (c) with oxide layer without
BHF treatment and (d) without oxide after BHF treatment.
1.4 Epitaxial Growth of Group IV Nanowires on Silicon Substrate
The directional control of nanowire growth is critical for the direct assembly of
nanowire without challenging and bothersome transfer/alignment process [43, 66].
Semiconductor nanowires of group IV materials are attractive because the direct
nanowire synthesis are possible due to the crystallographic orientation affected by the
underneath silicon bulk substrate, and this direct assembly is compatible with current
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silicon VLSI technology [90]. Among group IV materials, silicon or germanium have
been demonstrated widely as VLS nanowire structures [20, 30, 91, 92]. The bottom-
up nanowire synthesis of the other group IV materials, such as carbon(diamond)
nanowires [93,94] and tin nanowires [95] also have been reported.
Silicon substrate is a perfect basis for the growth of group IV nanowire as it
is readily available in semiconductor industry and it provides the crystallographic
orientation for the epitaxial nanowire grown on top of it. Once the epitaxy of nanowire
on silicon substrate is achieved, the direct assembly of as-grown nanowire to the device
is enabled. In this section, the epitaxial growth of group IV nanowire on silicon
substrate, and the simple method to confirm the growth orientation via SEM will be
described.
1.4.1 Brief Review of Relevant Research
The large amount of efforts focused on the study of epitaxial nanowire growth
on crystalline substrate, and they are well summarized in several review papers [20,
90, 96]. In VLS nanowire growth, the growth direction of nanowire is determined
to minimize the catalyst-nanowire interface free energy, which is dependent on the
surface energy of liquid alloy and solid. The diamond crystals of Si and Ge nanowires
generally form the liquid-solid (L-S) interface at the lowest energy of (111) plane and
hence the preferred growth orientation is <111> direction although few exceptions are
reported [20,84,90,96–98]. Therefore, once catalyst is deposited on (111) oriented Si
substrate, the following growth orientations prefer along <111> directions including
one normal to the substrate.
This nanowire orientation is determined at the initial state, and the direction is
seldom changed during the growth when all the grow condition is kept constantly.
The control of vertical <111> nanowire growth on Si(111) substrate requires further
understanding of the initial thermodynamic equilibrium acting on the L-S interface
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Ideally, the growth of nanowires normal to the substrate facilitates the direct
assembly of nanowire. In order to promote vertical nanowire, several different tech-
niques such as the surface modification [78, 79], the catalyst confinement in a buffer
layer [99], the optimization of growth condition [89, 100], and catalyst size [98, 100]
are considered. However, the control of vertical VLS nanowire is not well understood
and the yield of vertically grown nanowire needs to be improved.
1.4.2 Determination of Growth Orientation on (111)-oriented Substrate
A sure method to confirm the crystallographic orientation of nanowire is to take
the transmission electron microscope (TEM) image of nanowire. However, the trans-
ferring process of nanowire to the TEM grid is not easy and the nanowires cannot be
used on the substrate once it is transferred. In contrast, the angular measurement of
the nanowires grown on the substrate is a simple, and the grown nanowires can be
reusable on the substrate after the measurement [85].
In the epitaxial silicon nanowire growth on Si(111) substrate, in addition to the
perpendicular <111> direction, there are also three other possible <111> directions,
which are inclined by an angle of 19.5◦ with respect to the substrate, and has the
angular spacing of 120◦ to each other. The growth directions of <111> and <110>
on Si(111) substrate are illustrated in Fig. 1.3.
1.5 Overview of Dissertation
The direct assembly of bottom-up nanowire from the assigned location with con-
trolled direction in the given structure provides the opportunity to the nanowire
applications. Thus, the main focus of this work is to understand the fundamen-
tals of homo/hetero-epitaxial growth of nanowires, control the growth direction of
nanowires, and apply it into the novel structured device, which can define the loca-
tion of in-plane nanowire growth. Hence, this work opens the opportunity to apply



















Fig. 1.3. Epitaxial nanowire growth direction on silicon (111) sub-
strate. (a) Top view and (b) Side view representation of nanowire
growth.
In Chapter 2, the heteroepitaxial germainum nanowires are synthesized on silicon
substrate. The temperature requirement for annealing prior to nanowire growth is
demostrated. Through careful substrate preparation and low temperature annealing,
the germanium nanowires on silicon substrate are synthesized vertically below the eu-
tectic temperature of gold and germanium. This is caused by the creation of intimate
contact of catalyst on substrate before the introduction of precursor.
In Chapter 3, the homoepitaxial silicon nanowires are synthesized on silicon sub-
strate. In order to control the direction of nanowire growth, the catalyst, gold, is
deposited in the form of thin film on the crystalline substrate. The yield of vertical
nanowire is improved by considering different factors. In particular, the additional
impurity can alter the nanowire orientation, and the catalyst size need to be consid-
ered. The changes are related to the reactions at catalyst-substrate interface at the
initiation of nanowire growth.
In Chapter 4, the silicon nanowires with the control of orientation and position
are synthesized. The horizontal in-plane silicon nanowire arrays are synthesized by
the sidewall structure with patterned catalyst by considering the lessons learned from
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the previous chapters. The planar nanowires are demonstrated in the surround-
gate field effect transistor with high gate controllability. This bottom-up nanowire
structure opens the opportunity to be applied in the lithography-based conventional
VLSI technology.
In Chapter 5, the summary of the dissertation is presented. The main contribution
of the research and the directions for future research will be discussed.
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2. EFFECT OF SUB-EUTECTIC ANNEALING ON
GERMANIUM HETEROEPITAXY ON SILICON
SUBSTRATE
A large portion of the work presented in this chapter was published in Journal of Ma-
terials Research [101]. Reprinted with permission from [101]. Copyright©Cambridge
University Press 2011.
2.1 Overview of Heteroepitaxial Germanium Nanowire Growth on Sili-
con Substrate
Heteroepitaxial growth of germanium nanowires on silicon substrates is of par-
ticular interest as this offers a direct, bottom-up assembly approach with control of
orientations and compatibility with current silicon-based industrial manufacturing
processes. Generally, the highest quality germanium nanowire grown on (111) ori-
ented substrates, with Au catalyst of its diameter larger than 20 nm, results in <111>
oriented, single crystalline germanium nanowires [85, 98, 102, 103]. Moreover, growth
quality can be affected by the history of the surface treatment of the substrate prior
to growth [85]. In a prior work, high temperature annealing (above eutectic point)
of the substrate prior to the introduction of the gas precursor has been found to
facilitate a high density of high quality epitaxial germanium nanowires. Kamins et
al. found that annealing at 650◦C prior to growth, followed by growth at 380 ◦C re-
sults in more reproducible and uniform nanowire arrays than those grown without the
annealing step [104]. They suggested that this annealing step removes any residual
solvent and thereby improves the contact of the Au nanoparticles with the Si sub-
strates, enhancing the ability of the nanowires to template epitaxially at the onset
of nucleation. In this chapter, the epitaxial germanium nanowires on a (111) silicon
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substrate using annealing and growth steps which are both far below the eutectic
temperature are demonstrated. These results allow us to form high-quality germa-
nium nanowires on silicon with a low-thermal budget process, and direct assembly of
germanium nanowire unit into the conventional silicon-based nanotechnologies.
2.2 Heteroepitaxial Growth of Germanium Nanowires on Silicon Sub-
strate
2.2.1 Experimental Methods
Prior to growth, the substrate was etched with a buffered hydrofluoric acid solu-
tion to remove the surface oxide. A well-mixed solution containing 200µl of 40 nm
gold colloidal nanoparticles and 2ml of 10% HF/H2O was then dispersed on the sub-
strate [103]. The substrate was then rinsed, dried, and loaded in a chemical vapor
deposition system. The substrates were annealed between 280◦C to 400◦C for 5 min
in 100 Torr with H2 flow. The time between the particle deposition and the onset
of annealing was of the order of 10 minutes, and was crucial to successful nanowire
growth. Immediately after the annealing, germanium nanowire growth was carried
out using 10 sccm of GeH4 (5% diluted in H2) and 40 sccm of H2 at a total pressure of
100 Torr and a substrate temperature of 280◦C. This growth temperature was chosen
because it was the minimum growth temperature at which nanowire growth could be
achieved, as determined by systematically increasing the temperature from 265◦C. In
order to investigate the effect of annealing, all germanium nanowires were grown in
the same conditions, following only a variation in the annealing temperatures. Fig.
2.1 describes the two-step growth process showing the history of temperature and
precursor flow rate versus time.
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Fig. 2.1. Two-step growth process for epitaxial germanium nanowire.
Annealing temperature is varied from 280◦C, 320◦C to 400◦C. After
the annealing process, temperature is lowered to 280◦C prior to the
initiation of precursor germane flow
2.2.2 Effect of Annealing on Germanium Nanowire Heteroepitaxy
Fig. 2.2 (a) and (b) present FE-SEM images of germanium nanowires grown on a
Si <111> substrate using annealing temperatures of 280◦C and 320◦C, respectively.
The results are essentially the same for both conditions. The nanowires show uniform
diameters without significant tapering along an average length of 2.2 µm. Signif-
icantly, most of nanowires are found to be oriented perpendicular to the substrate,
indicating epitaxial growth along the <111> growth direction. Additionally, a small
fraction of nanowires which grew along other <111> directions were also observed:
these as nanowires present at an angle of approximately 70◦ to the substrate normal
in a cross sectional view and have an angle of 120◦ between them when projected in
plan-view as illustrated previously in Fig. 1.3. Fig. 2.2 (d-e) presents transmission
electron microscopy (TEM) analysis of the germanium nanowires grown following an-
nealing at 320◦C. These images confirm that the germanium nanowires are defect free
over their entire length. The electron diffraction pattern in Fig. 2.2(f) - taken along
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the {112} zone-axis orientation - indicates a <111> growth direction, consistent with
the growth direction observed from SEM images. Collectively, these results demon-
strate that germanium nanowires are heteroepitaxially grown on a Si (111) substrate
successfully with both annealing and growth at deep sub-eutectic temperatures. In
contrast, when the substrate was annealed above the eutectic temperature of 363◦C
for Au-Si, in this case 400◦C, there was no successful nanowire growth, as shown
in Fig. 2.2(c). This comparison suggests that an annealing temperature below the
Au-Si eutectic temperature is critical for successful epitaxial growth of germanium
nanowires on Si(111) substrates.
2.3 Germanium Nanowire Bridges in Microtrenches
The improved understanding of the fundamental mechanisms of low temperature
nanowire growth can be used to create novel and potentially useful structures. In this
section, the direct integration of germanium nanowire growth into device fabrication
is demonstrated through bridging of germanium nanowires across trenches.
2.3.1 Experimental Methods
As shown in Figure 3, the sub-eutectic growth of germanium nanowire can be
utilized to in-plane alignment. Si microtrenches with exposed (111) planes were fab-
ricated following the method developed previously [73]. In brief, oxidized SOI (110)
wafer is prepared. The thickness of silicon (110) is 3µm, and 500nm of SiO2 layer is
below Si(110) layer. By photolithography, the top oxide and (110) Si is selectively
etched by BHF (5 minutes) and KOH solution(7-10 hours), respectively. The side-
wall is facing (111) and 40nm gold colloid is dropped. Heteroepitaxial growth of
germanium nanowires in a <111> direction from the sidewalls of these trenches was
achieved utilizing a 280◦C growth, following a 280◦C annealing, completely bridging
the trench. The detailed growth condition for this nanowire bridge is the same as
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Fig. 2.2. FE-SEM images of Ge nanowires on Si(111) substrate
depending on annealing temperature and HR-TEM images of Ge
nanowires (a) 25◦ from the plan-view of Ge nanowires annealed at
280◦C. Scale bar is 5µm. (b) 25◦ from the plan-view of Ge nanowires
annealed at 320◦C. Scale bar is 5µm. (c) 25◦ from the plan-view of Ge
nanowires annealed at 400◦C. Scale bar is 5µm. Insets of (a), (b) and
(c) show the cross-sectional views. The scale bars in insets are 1µm.
(d) HR-TEM images of Ge nanowire in (b). Scale bar is 5 nm. (e)
Defect-free Ge nanowire. Scale bar is 50 nm. (f) Electron diffraction
pattern taken from (d) for single wire.
crotrench as shown in Fig. 2.3 These results demonstrate that this growth approach
provides a nanowire device fabrication method requiring a low thermal budget.
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Fig. 2.3. FE-SEM image of a Ge nanowire grown across a Si trench structure.
2.3.2 Electrical Measurement of Germanium Nanowire Bridge
Electrical measurement shows that I-V characteristic shows that it has weak
Metal-Semiconductor(n-type) (MS) schottky diode property in Fig. 2.4. When pos-
itive bias is applied on nanowire base, electron flow is negligible and holes are few
holes are diffused. In negative bias, however, the electrons flow across the nanowire,
and electron current flows proportional to the bias. The conductance measured is
1.14 × 10−10 /Ω. This MS diode-like characteristic is resulted from gold trace on
nanowire tips, which has the contact with silicon sidewall on the opposite side. This
result shows the intimate contacts on nanowire ends and the possibility of germanium
nanowire assembly across the trench structure.
2.4 Discussion
In the previous sections, it is concluded that the growth of high-quality, vertically
oriented germanium nanowires on Si (111) substrates requires an annealing procedure
below the eutectic temperature of catalyst and substrate prior to the precursor input.
It can be assumed that the annealing below the Au-Si eutectic leads to the formation
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Fig. 2.4. Electrical transfer characteristics of germanium nanowire
across the trench structure. Ids versus Vds curves are shown.
of a single, well oriented interface that templates heteroepitaxial nucleation, whereas
annealing above the Au-Si eutectic leads to the formation of multiple nucleation sites
and randomly oriented growth.
Fig. 2.5 illustrates the explanation of the mechanism by which annealing affects
nanowire nucleation and the selection of nanowire orientation. It is known that the
pre-cleaning of Si substrates with buffered HF not only removes the native oxide, but
also creates a hydrogen terminated surface that is stable in air for several minutes.
The combination of substrate pre-cleaning in buffered HF and the deposition of the
colloidal Au nanoparticles in a dilute HF solution leads to the intimate contact be-
tween the Au particles and the growth substrate in addition to enhanced deposition of
Au colloid particles and removal of native oxide [103]. During subsequent annealing
below the Au-Si eutectic temperature (Fig. 2.5(a)), one would expect very little reac-
tion between the solid Au and the Si substrate, as Au is nearly insoluble to Si below
the eutectic temperature, based on the equilibrium phase diagram. However, this low
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temperature anneal must be leading to the formation of a well-defined, homogeneous
and planar <111> oriented interface between the Au solid and the Si substrate, prior
to introduction of the germanium precursor. This allows proper templating for the
subsequent germanium nanowire nucleation event, consistent with the observations of
predominantly vertically-oriented nanowires in this study. In comparison, annealing
above the eutectic temperature (e.g. 400 ◦C), will result in the formation of a Au-Si
eutectic liquid alloy (with approximately 19% Si), which develops {111} facets below
the substrate surfaces (the so-called alloy-in effect - Fig. 2.5 (b)). Upon subsequent
lowering of the temperature below the eutectic temperature for growth (280 ◦C), a
significant amount of Si will be rejected to the substrate during solidification, presum-
ably templating onto the facets formed during annealing. Subsequent provision of Ge
to the now-solidified Au-Si droplet via the GeH4 precursor will result in nanowire nu-
cleation, but with growth observed in arbitrary directions because of the non-uniform
nature of the catalyst-substrate interface.
Fig. 2.5. Schematic illustration the mechanism of Ge nucleation and
growth on Si following annealing below (a) and above (b) the Au-Si
eutectic temperature
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To confirm the critical role of a well-formed Au-Si interface prior to sub-eutectic
germanium nanowire growth, these growth studies on substrates with a thick surface
oxide (600 nm) were replicated. Although presence of the oxide prevents the formation
of Au-Si alloy during annealing above the eutectic temperature, the oxide will prevent
the formation of a <111> Au / Si interface. As expected, similar results were observed
following annealing both below and above the Au-Si eutectic temperature as shown
in Fig. 2.6. The orientation of the Ge nanowires was found to be random, clearly
indicating the failure of heteroepitaxial templating from the substrate. Therefore, the
low-quality of germanium nanowire with high temperature annealing process in Fig.
2.2(c) is caused by the diffusive interaction and rejection of silicon in gold.
(a) (b)
Fig. 2.6. SEM images of Ge nanowires on SiO2 substrate depending
on annealing temperature (a) and (b) Plan-views of Ge nanowires
annealed at 320 ◦C and 400 ◦C, respectively. Insets are the cross-
sectional views. All scale bars are 1µm.
2.5 Conclusion
In this chapter, the importance of annealing temperature conditions prior to ger-
manium precursor flow for the heteroepitaxial germanium nanowire growth on silicon
substrate is demonstrated. Throughout careful substrate preparation and low tem-
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perature annealing, it is possible to grow vertical, integrated germanium nanowires on
silicon substrates in sub-eutectic temperature of Au-Ge. This is based on the creation
of a single, ordered (111) interface between the Au and the Si, prior to Ge introduc-
tion. This work indicates that careful but relatively simple control of both substrate
preparation and annealing and growth procedures can lead to heteroepitaxial growth
of oriented, single crystalline germanium nanowires on silicon completely below the
eutectic temperature, with important ramifications for device creation.
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3. EFFECT OF DOPANT IMPURITY ON VERTICAL
SILICON NANOWIRE GROWTH ON SILICON
SUBSTRATE
3.1 Overview of Orientation Control of Silicon Nanowire on Silicon Sub-
strate
As discussed in introduction, the epitaxy control of bottom-up nanowire is critical
for the application of nanowire assembly. In particular, the substrate having nanowire
grown vertically on it can be directly used as the three-dimensional (3D) applications
without the time and cost of alignment [43,66]. Silicon nanowires growing in the ver-
tical <111> direction on (111) oriented silicon substrate are particularly interested as
these bottom-up unit can be used as the direct assembly. In order to improve the ho-
moepitaxial vertical <111> silicon nanowire growth on silicon (111) substrate, many
different techniques such as optimized growth condition, or fabricating buffer layer to
confine the catalyst are considered previously [89,99,100]. Because the growth direc-
tions of nanowires usually are determined at the beginning stage of synthesis and are
not changed under stable growth condition [100], the improvement of vertical <111>
silicon nanowire growth on Si (111) substrate requres the further understanding of
the initial thermodynamic equilibrium acting on the liquid-solid(L-S) interface. In
this chapter, the changes of nanowire epitaxy will be demonstrated by considering
the additional impurity dopant or the size of catalyst in intrinsic silicon nanowires.
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3.2 Optimization of Epitaxial Silicon Nanowire Growth
3.2.1 Experimental Methods
Silicon nanowires are synthesized via the Vapor-Liquid-Solid (VLS) mechanism
using silicon tetrachloride (SiCl4) as the precursor molecule. The precursor SiCl4 is
chosen since it has advantages for the easiness of control of epitaxial nanowire growth
[79, 89]. The by-product of the VLS reaction, the gaseous hydrochloric acid (HCl),
from precursor decomposition etches the remaining native oxide layer on substrate,
and the vertically epitaxial <111> silicon nanowires are synthesized on top of a clean
Si(111) substrate. The substrate used in this study is Si (111) substrate and native
oxide is removed by a buffered HF (BHF) solution followed by the coating with 10nm
of gold film by e-beam evaporator. After another BHF treatment, the sample is
loaded into a chemical vapor deposition (CVD) system. The CVD system filled up
to 760 Torr with hydrogen gas is heated to the growth temperature of 850◦C. The
Si nanowire growth is carried out using hydrogen carrier gas flow through a SiCl4
bubbler. In the growth of doped Si nanowires, the dopant gases of diluted diborane
(B2H6) or phosphine (PH3) gas in H2 are constantly flown from the temperature
ramping from 500◦C, and the doped Si nanowires are initiated as hydrogen gas is
flown to the SiCl4 bubbler at the same growth temperature. Finally, the orientation
of nanowire is confirmed by field effect scanning electron microscope (FE-SEM).
3.2.2 Optimization of <111> Oriented Silicon Nanowire Synthesis
In order to promote vertical epitaxial silicon nanowires on silicon(111) substrate,
several factors such as temperature, pressure, the flow rates of gases, are optimized.
The growth temperature is 850◦C, and the ramp-up rate is 70◦C/min under hydrogen.
Overall growth pressure is maintained at 760 Torr. The condition of SiCl4 bubbler
held at 1◦C and 760Torr. The silicon nanowire growth is carried out using hydrogen
(45 sccm) carrier gas through a SiCl4 bubbler for 3 minutes (equivalent to 5.5 sccm of
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SiCl4, according to the calculation of Appendix A). During the growth, an additional
hydrogen channel with flow rate of 200 sccm is used as the carrier gas. Based on
this growth condition, the other important factors for the epitaxy control and the
explanation of the result will be discussed in this chapter.
(a) (b) (c)
(d) (e) (f)
Fig. 3.1. FE-SEM observation of the changes of epitaxy and shape
of intrinsic silicon nanowires depending on SiCl4 flow rate. Growth
conditions are the same as described in Experimental Method subsec-
tion, except for the hydrogen inlet flow rate to SiCl4 bubbler, which is
(a) 18 (b) 27 (c) 36 (d) 45 (e) 49 and (f) 60 sccm, respectively. Scale
bars: 1µm.
The most sensitive factor for the epitaxial growth is the flow rate of the precursor,
SiCl4. It is related to the hydrogen flow into the bubbler, see Appendix A for detailed
explanation and calculation of the bubbler system. For example, the small difference
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of 10% changes of hydrogen inlet flow to the bubbler changes the epitaxy completely
as shown in Fig.3.1. As a result, once the inlet H2 flow to the precursor bubbler
should be kept at around 45 sccm for the highest quality, the yield of vertically grown
intrinsic silicon nanowire is improved to 38%.
3.3 Vertically Oriented Nanowire using Impurity Dopant
3.3.1 Observation of Epitaxy Change by Impurity Dopant
The additional dopant impurity gas, diborane (B2H6, 50ppm in H2) or phosphine
(PH3, 100ppm in H2), is introduced to observe the effect of impurity gas. This gas
is added in addition to the base hydrogen gas when temperature is ramping and
exceeds 500◦C. Regardless of the dopant flow rate, the total gas flow rate of gases
is maintained at 245 sccm. Field emission scanning electron microscopy (FESEM)
images taken from the top and side of the substrate are used to analyse the growth
orientation by dopant impurity as shown in Fig. 3.2.
The growth orientation of nanowires is measured by counting the frequencies of
the corresponding directions of SEM images [85]. As described in the schematics in
Fig. 1.3, on a Si(111) substrate, the direction of a vertically grown nanowire cor-
responds to an <111> direction. In addition to that, there are three other <111>
directions having an angle of 120◦ between each other when observed in a top view and
present at an angle of 19.5◦ to the substrate in a cross sectional view. The nanowires
grown other than <111> directions can estimate their orientation by measuring the
angle in the cross sectional SEM images. The undoped intrinsic silicon nanowires
(i-Si nanowires) (Fig. 3.2(a)-(c)), and doped Si nanowires grown with the addi-
tional dopant of B2H6 (B-doped Si nanowire, Fig. 3.2(d)-(f),) and PH3 (P-doped Si
nanowire, Fig. 3.2(g)-(i)) are shown. In doped silicon nanowires, the boron-to-silicon
and phosphorus-to-silicon atomic ratio in inlet gas are both 1:550. The observation
of silicon nanowires grown with different dopant impurities clearly reveals that the













Fig. 3.2. SEM images showing different growth directions of silicon
nanowires depending on dopant addition (a, b, c) undoped i-Si, (d, e,
f) B-doped (Atomic B:Si ratio 1:550)Si, (g, h, i) P-doped(P:Si ratio
1:550) Si. (a, d, g) Top view, Scale Bars: 5µm. (b, e, h) Cross
sectional view. Scale Bars: 5µm (c, f, i) Magnified Cross sectional
view, Scale Bars: 1µm.
By measuring the angular distribution of 174 intrinsic silicon nanowires from cross
sectional SEM images, 94.8% of nanowires are grown along either vertical <111> or
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the other tilted <111> directions. In the closer observations, about 38% of nanowires
are grown vertically, whereas most of the other nanowires are grown along tilted
<111> directions (tilted by 19.5◦ to the substrate). In contrast, the additional flow
of B2H6 improves the growth epitaxy results in a yield up to 98% vertically grown
B-doped Si nanowires as shown in Fig. 3.2(d-f). The flow of n-type source, phosphine
gas, changes the orientation distribution of P-doped Si nanowires. In the closer obser-
vation of cross sectional view as in Fig. 3.2(i), about 63% of P-doped Si nanowires are
inclined to <112> orientations (tilted by 70◦ from the substrate), and 24% of them
are grown along <110> direction (55◦ from the substrate). There are some kinked
or crawling wire growth, and the directions corresponding to <111> on the (111) Si
substrate are not observed. The strong orientation of silicon nanowires dependence
on the dopant type implies that the nanowire growth direction can be controlled by
the proper impurity dopant. Especially, the controlled growth of B-doped Si nanowire
along the normal direction on substrate is remarkable as it enables the direct assembly
of vertical nanowire structures into the applications.
B-doped nanowires tend to grow vertically as the flow rate of B2H6 (100 ppm in
H2) increases as shown in Fig. 3.3 and 3.4. The yield of vertical B-doped nanowire
is analyzed by counting the number of vertical <111> nanowires out of total silicon
nanowires from top SEM images. The silicon nanowire grown with B2H6 flow less
than 10 sccm (B:Si atomic ratio in inlet gas is 1:2750) results about 39% vertical
epitaxial <111> yield, which is a similar distribution to that of the i-Si nanowires. If
B2H6 flow is increased to decrease the boron to silicon atomic ratio in the inlet gas
smaller than 1:1000, more than 90% of B-doped silicon nanowires are grown along
the direction normal to the substrate. Therefore, a certain amount of B2H6 flow is
critical to promote the vertical nanowire growth.
In order to confirm the moment required to flow impurity B2H6, additional exper-
iment are designed. First, the existence of B2H6 during annealing history is altered as
shown in Fig. 3.5. The variable factors in y-axis are plotted as a function of time in
x-axis. If B2H6 plays a critical role during the annealing process, annealing without
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Fig. 3.3. Yield of vertical silicon nanowire with different flow rates
(B:Si atomic ratio in the inlet gas) of B2H6 (100 ppm diluted in H2)
with fixed flow concentration of SiCl4. The SEM observations of the
growths with the flow rates correspond to green, red, and blue are
shown in Fig. 3.4.
B2H6 shown in Fig. 3.5 (a) should not be epitaxial. However, the results of both two
process are almost identical, with the yield of vertical nanowire about 90%. It implies
that B2H6 flow during annealing process does not affect on the epitaxy of following
nanowire growth.
Second designed experiment is to confirm the role of B2H6 at the moment of
nucleation and initial growth (Fig. 3.6). During annealing process in low temperature
(500 < T < 750◦C), B2H6 is flown for both cases. The first recipe shown in Fig. 3.6(a)
is the silicon nanowire growth without of B2H6 flow during the growth step. The
chamber was evacuated and filled with hydrogen starting from 750◦C, which shows
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Fig. 3.4. SEM images used to analyze the yield in Fig. 3.3. SEM
images shows the epitaxy change of nanowire when B2H6 flow rate is
changed from 20, 50 to 100 sccm. Left and right columns show the
images taken at tilted angle by 15◦ and from top respectively.
less epitaxial of vertically grown nanowires ( 70%). In contrast, if the flow of B2H6 is
continued, the yield of vertical nanowires are increased about 90% as shown in Fig.
3.6 (b).
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Fig. 3.5. Effect of B2H6 during annealing process. (a) Hydrogen is
the only gas during annealing process (500 < T < 850◦C) B2H6 is
not flown during annealing process but introduced 10 seconds before
precursor SiCl4 flow. (b) B2H6 is annealed during temperature ramp-
ing process (from T about 500◦C), and reduced at high temperature.
B2H6 is introduced again 10 seconds before precursor SiCl4 flow. SEM
pictures from top and tilted view are shown below.
Throughout the additional experiments, it is confirmed that B2H6 flow should
be initiated prior to precursor SiCl4 flow by 10 seconds for the high-yield of vertical
nanowires similar to nanowires shown in Fig. 3.6(b). If it is flown before precursor
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Fig. 3.6. Effect of B2H6 during annealing process. (a) Hydrogen is
the only gas during annealing process (500◦C < T < 850◦C) B2H6 is
not flown during annealing process but introduced 10 seconds before
precursor SiCl4 flow. (b) B2H6 is annealed during temperature ramp-
ing process (from T about 500◦C), and reduced at high temperature.
B2H6 is introduced again 10 seconds before precursor SiCl4 flow. SEM
pictures from top and tilted view are shown below.
SiCl4 flow by less than 10 seconds or is flown later than precursor flow, the follow-
ing nanowire epitaxy is reduced significantly, close to that of pure intrinsic silicon
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nanowire. Therefore, it can be concluded that the existence of B2H6 is critical at the
moment of initial nanowire growth step.
3.3.2 Changes in Base Morphology and Kinetic by Diborane Flow
In order to understand the changes of the nanowire growth direction by dopant
flow, the experiment is carried out to speculate the initial morphologies of nanowire
evolution step as shown in Fig. 3.7. In case of all B-doped Si nanowires, the boron-
to-silicon atomic ratio in inlet gas in growth process is fixed to 1:550. The SEM
images of the samples underwent short reactions to precursor SiCl4 flow followed by
rapid cooling with gas evacuation provide the indirect information of the pre-growth
step. Si nanowire growth from gold metal film can be divided into three steps; gold
agglomeration, nucleation from the supersaturation of Si in AuSi, and Si nanowire
growth. Fig. 3.7(a) shows that both intrinsic and B-doped Si nanowires show similar
morphology changes of gold agglomeration after 25 seconds of the precursor flow,
which is earlier than the nucleation time. Gold film is split and agglomerated under
by high temperature while the furnace is heated to the growth temperature and
the broad distribution of the agglomerated gold is observed [105]. Although the
growth time are earlier than the nucleation time, two phases are observed in some
catalyst, possibly due to the precipitation of absorbed Si from liquid alloy and phase
separation during the cooling step. A longer reaction time of 40 seconds reveals the
different morphologies by the existence of dopant incorporation in Fig. 3.7(b). In
i-Si nanowires without B2H6 flow, the SEM image reveals the morphology changes
of substrate by contrasting colors in addition to the initial development of nanowires
from the nucleated Au-Si alloy. This contrast reveals the rough surface by electron
scattering, and it might be caused by the nucleation of silicon not from the wetted Au-
Si alloy but from the film-like flatten catalyst. On the other hand, the longer reaction
for 40 seconds with B2H6 and SiCl4 flow did not show any changes from Fig. 3.7(a). In
Fig 3.7(c), the substrate grown without impurity flow for 60 seconds already develops
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i-Si nanowires, of which average length is 2.9µm, whereas the reaction with B2H6 flow
for the same time reveals the very early stage of nanowire growth from the nucleated
Au-Si alloy. The surface morphologies at the moment of initial nanowire stage of
B-doped Si nanowires in Fig. 3.7(c) is clearly different from that of i-Si nanowires in
Fig. 3.7(b). With the co-flow of B2H6, the nucleation of silicon is retarded and the
morphology surrounding seed catalyst seems to be flat. The delayed nucleation by
B2H6 flow may offer enough time for gold agglomeration in the confined area with
better wetting on substrate without silicon nucleation from flatten catalyst.
In order to confirm this delayed nucleation by impurity, the length of vertical
nanowires with different growth times with and without dopant B2H6 flow by cross-
sectional SEM images is measured. The lengths are measured on the nanowires
with their diameter larger than 100nm and neglect the length for thin (d<100nm)
nanowires because growth rate is reduced in smaller diameter nanowires attributed to
the Gibbs-Thomson effect [16,106]. The linear extrapolations based on the measure-
ment of average nanowire length over reaction time confirms the different nucleation
time by the existence of the impurity B2H6 flow. In these extrapolated lines, the
x-intersections and the slopes of them indicate the nucleation times and the growth
rates, respectively [100], and the nucleation time is a certain period of time for the
nucleation before the solid Si nucleus from Au-Si alloy is appeared [77]. The growth
rates of i-Si nanowires and B-doped Si nanowires are measured to be 91nm/sec and
106nm/sec, respectively. The changes of growth rate by B2H6 flow are already re-
ported previously on nanowire growth and thin film deposition [106,107]. The changes
in the nucleation time from 35 seconds to 71 seconds by additional impurity B2H6 flow
are remarkable. This derivation is close to the estimated nucleation time based on
SEM observations in Fig. 3.7(b-c). This indicates that the additional doping changes
the precursor incorporation rate, supersaturation, and therefore, the nucleation time.
The closer inspection of the bases of nanowires grown for 3 minutes, shown in Fig.
3.8, reveals the different shape of nanowire base for i-Si nanowires and B-doped Si
nanowires. The bases of i-Si nanowires are faceted and expanded, whereas B-doped Si
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Fig. 3.7. Different evolution steps of nanowire growth with and with-
out impurity B2H6 flow. (a-c) SEM observations of different evolution
steps of nanowire over reaction time. Top and bottom rows are in-
trinsic Si nanowires and B-doped Si nanowires, respectively. Different
reaction times starting from precursor flow for (a) 25 sec, (b) 40 sec
and (c) 60 sec reveal significant changes depending on the dopant flow.
SEM observed from (a,b) top, and (c) 15◦ tilted from top. All scale
bars: 1µm. (d) Length of vertical nanowire measured as a function of
reaction time. The nucleation times (35 sec for i-Si nanowires and 71
second for B-doped Si nanowires) and growth rates (91nm/sec for i-Si
nanowires and 106nm/sec for B-doped Si nanowires) are calculated
by linear extrapolation.
nanowires result much smooth transition at base and then vertically oriented growth.
The shape of nanowire reflects the trace of the L-S interface of alloy-nanowire, and
the diameter of nanowire can be varied especially close to the substrate. Schmidt et
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(b)(a)
Fig. 3.8. Comparison of the shape of nanowire base with different
dopants. SEM images observed from top tilted by 30◦ for (a) i-Si
nanowires and (b) B-doped Si nanowires. scale bars: 500nm
al. explain the changing contact angle of liquid alloy from the initial phase on flat
substrate to the spherical shape on the top of growing nanowire results the shape
changes in nanowire base [108]. Therefore, the observation of nanowire bases under
different dopants provides the speculation of the different transition shapes of Au-Si
alloy during the initial nanowire development step. Previously, the delayed nucleation
time by B2H6 flow observed in Fig. 3.7. In i-Si nanowire growth as shown in Fig.
3.8(a), a liquid Au-Si alloy is not fully agglomerated before nucleation step, and
this film-like spread alloy might cause the defect formation that diverts the growth
direction from the substrate normal at the initial nanowire growth step. Although the
directions diverted during the growth step, the crystal orientations of i-Si nanowires
mostly are kept into the tilted <111> directions. In contrast, a longer nucleation time
by B2H6 co-flow with precursor will provide better wetting of Au-Si alloyed liquid in
confined area on substrate without solidification of silicon out of nanowire base. It
will cause the stable B-doped nanowire growth and the improvement of the yield of
vertical nanowire, which is important for the direct nanowire assembly.
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Finally, the change of preferred direction by introducing PH3 as shown in Fig.
3.2(g-h) can be explained by the large changes in the thermodynamic balance be-
tween alloyed catalyst and substrate. Although <111> directions are preferred in
diamond-crystal nanowire growth, either <112> or <110> orientation is observed in
certain conditions such as nanowires with smaller diameters. The changes in the ther-
modynamic equilibrium between liquid eutectic alloy and underneath solid nanowire
by the phosphorus atoms alter an energetically favorable orientation, and the L-S
interface can be changed to align P-doped Si nanowires along other than <111>
directions [20, 109]. The kinked, bent, or crawling structure by phosphorus incor-
poration occurs, because the surface active impurity at interface can suppress the
precipitation of silicon [110] and/or the catalyst surface tension is reduced by im-
purity [20, 108] Therefore, the harsher growth conditions are required for straight
P-doped Si nanowire growth, or the stability of the alloyed droplet on nanowire tip
during the growth is reduced. Further studies will be required to clarify the effect of
phosphine flow on the nanowire growth direction.
3.4 Synthesis of Vertically Oriented Lower-Doped Silicon Nanowire in
Stem Structure
In order to grow nanowires vertically, the efficient method found is to flow B2H6
at the initial nucleation stage. However, even the minimum dopant B2H6 flow re-
quired for vertical nanowire growth shown in Fig. 3.3 may induce highly p-doped
silicon nanowire [20]. It is ideal to optimize the doping level for its application while
maintaining vertically aligned structure. The two-stage doping process, which makes
the B-Si stemmed nanowire with intrinsic silicon nanowire by axial dopant modula-
tion [23], shows the vertically grown intrinsic (or less B-doped) silicon in body stem.
Fig. 3.9(a) illustrates the change of epitaxy on the B-Si stemmed nanowire compared
to the pure i-Si and B-doped Si nanowires. This two-stage doping process involves
the initial B2H6 flow (B:Si atomic inlet ratio = 1:550) for the first 90 sec, followed
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by no B2H6 flow for the following i-Si nanowire body growth with constant precursor
flow for 3 minutes. It results about 93% of epitaxially vertical nanowire growth out
of 80 nanowires measured from SEM observation in Fig. 3.9(b), which is the similar
yield to that of the entirely B-doped Si nanowire as shown in Fig. 3.3. In order to
confirm the interface between the segments of modulation-doped silicon nanowire, an
individual nanowire is etched by the wet etching under potassium hydroxide (KOH)
solution [111]. The B-Si stemmed nanowire on growth substrate is sonicated and dis-
persed on the bare silicon substrate. The native oxide on silicon nanowires are etched
by BHF solution for 10 seconds followed by silicon etching in the KOH (20wt% in
water) / IPA (3:1 vol/vol) solution heated at 80 ◦C. Fig. 3.9(c) shows SEM im-
ages of three individual nanowires after wet etching. Due to the slightly higher etch
rate on i-Si part than that on B-doped Si nanowire, the morphologies were compa-
rable between two regions having thinner and smoother i-Si body than B-doped Si
stemmed base. All nanowires show the interfaces between different dopant types with
the similar length of each part. Especially, the diameter at the tip of nanowire body
is much smaller than the catalyst, which shows the large etch rate on i-Si body. In
comparison, the bottom B-Si stem is barely etched. This large difference in etch
rate between two area implies the changes of the doping concentration between two
bodies. Therefore, this two-stage doping process base allows vertical but lower doped
or intrinsic nanowire in the body part by initial short flowing B2H6 gas during the
nucleation time. Furthermore, the minimized length of B-Si stem part maintaining
vertical structure can be achieved by discontinuing B2H6 flow 50 seconds after the
initiation of SiCl4 flow. It implies that the vertical Si nanowires can be grown only
if B2H6 flow is sufficient during the initial supersaturation and nucleation steps pro-
motes. Therefore, the vertically grown i-Si nanowires using B-doped Si stem structure


















Fig. 3.9. Schematics of nanowire growth with different doping con-
centration. i-Si, B-doped Si, and B-Si stemmed intrinsic Si nanowires
with B-doped Si base (b) SEM observation of B-Si stemmed nanowire
observed from top tilted by 15◦. (inset) SEM observed from top on
B-Si stemmed nanowires. Scale bars: 1µm. (c) SEM images of se-
lectively etched individual B-Si stemmed nanowires. Magnified image
reveals different etching rate with different stem indicating the inter-
face with different doping concentration. False colors are added for
the clear comparison. Scale bars: 5um, 500nm, respectively.
3.5 Effect of Catalyst Size on Epitaxial Silicon Nanowire
The distributions of nanowires versus nanowire diameter are analyzed in Fig. 3.10.
The plot is derived from the SEM observations from top and cross-sectional view of
three different nanowires, i-Si nanowires, B-doped Si nanowires, and B-Si stemmed
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nanowires. It confirms that both purely B-doped Si nanowires and two-stage mod-
ulation doped nanowires (B-Si stemmed nanowires) are grown vertically regardless
of the diameter. In both cases of entirely B-doped nanowires and the B-Si stemmed
nanowire, less than 10% of nanowires are not grown vertically, and the most of those
non-vertical nanowires are kinked into three tilted <111> directions. However, the
i-Si nanowire growth shows the mixture of vertical and tilted <111> directions are
dominant directions. In particular, the frequency of i-Si nanowire orientations shows
the strong dependence on the nanowire diameter in Fig. 3.10(a). In i-Si nanowires,
vertically grown <111> nanowires (about 40%) have the average diameter of 103nm,
whereas the nanowires along tilted <111> directions (about 53.5%) shows 45nm in
average. In particular, all i-Si nanowires with diameter larger than 90nm are grown
vertically. The growth direction dependence on diameter in i-Si nanowires is different
from the previous observations of orientation transition from <110> to <111> in
larger diameter [98], since the diameter (catalyst size) distinguishes the orientation
between the vertical and tilted <111> directions in this case. This growth from gold
film is rather close to the previous observations of the inclined i-Si nanowires in smaller
diameter, grown from the catalysts of patterned gold dots or gold colloid [79, 100].
These results imply that the larger nanowires have larger energetic barriers to change
the L-S interfaces under the catalyst droplets into the tilted directions, and therefore,
they are more stabilized to grow vertically.
3.6 Conclusion
In this chapter, the method to control the homoepitaxial vertical growth of Si
nanowires on Si (111) substrate is developed. The incorporation of boron in Au-Si al-
loy induces vertical Si nanowire growth while intrinsic Si nanowire grows both vertical
and tiled <111> directions. The delayed nucleation time observed and the smooth
shape of nanowire base in B-doped Si nanowire growth compare to those in intrinsic
Si nanowire growth indicate that B-doped Si nanowire initially nucleates in the stabi-
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Fig. 3.10. Growth direction of silicon nanowires synthesized with
different doping structure. Diameter distributions of (a) intrinsic Si
nanowires, (b) B-doped Si nanowires, and (c) B-Si stemmed nanowires
are shown.
lized confined Au-Si alloy, which is preferred for the vertical growth with less crystal
defects. The additional phosphine flow diverts growth direction to the others than
<111> by altered interfacial free energy. The vertically i-Si structure with B-doped
stem is grown by flowing B2H6 during nucleation process. Finally, in i-Si nanowires
without dopant, diameter dependent growth orientations between vertical and tilted
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<111> directions are analyzed. The smaller diameter of i-Si nanowires prefer the
growth along tilted <111> directions whereas the stable large size of i-Si nanowires
mostly grow vertically. Therefore, the yield of vertical VLS Si nanowires can be im-
proved by considering different dopant or catalyst size. This result suggests another
method to control the growth direction of nanowires, and this provides additional
solution for the controlled bottom-up assembly in nanowire applications.
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4. HORIZONTAL GROWTH OF SILICON NANOWIRE
ARRAYS
Some part of the manufacturing process in this chapter was published in the Ph.D
dissertation of Chookiat Tansarawiput [112] as Dr. Tansarawiput had involved in the
same project. The design and fabrication steps of sidewall structure carried out by
Dr. Tansarawiput are summarized in Appendix B. Copyright ©Purdue University
2012.
4.1 Overview of Precisely Controlled Nanowire Synthesis
The importance of precisely controlled nanowire growth is discussed in introduc-
tion. For the precise controlled bottom-up nanowire, which is compatible with current
nanofabrication technologies, the horizontal nanowire growth from the sidewall by
patterned metal catalyst [70, 71, 73]. Although these previous efforts for the growth
of horizontal nanowires across the sidewall structure have been successfully demon-
strated, they included out-of-plane growth or lacked precise position control, which
obstructs its applications into the commercialized integrated circuit. Hence, there is
limited study on nanowire device demonstrated with precisely patterned to control a
single element using horizontally aligned nanowires on the patterned sidewall struc-
ture. Therefore, in this chapter, the nanowire electronic device horizontally aligned
silicon nanowire arrays will be presented.
4.2 Position Controlled Silicon Nanowire Synthesis
In the prior chapter 4, the vertically oriented epitaxial silicon nanowire is demon-
strated on silicon substrate by additional impurity dopant B2H6. The control of
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nanowire position will be demonstrated in a simple flat structure by e-beam patterned
catalyst at first prior to the direct assembly of nanowire in the three-dimensional side-
wall structure. Last, the synthesis of arrays of addressable vertical silicon nanowire
is achieved on silicon (111) substrate with patterned Au dots.
4.2.1 Experimental Methods
Individual vertical silicon nanowires are also grown from the electron-beam pat-
terned dots to optimize the position-directed nanowire growth condition. After re-
moval of native oxide of Si(111) substrate by BOE (Buffered Oxide Etch), PMMA
(Poly(methyl methacrylate)) is deposited by spin coat and used as a resist. The high-
resolution field e-beam lithography system (Leika VB6) defines the square-shaped
patterns with varied side size and e-beam exposure dose (e-beam write time). The
shape of gold dots is square, and the side lengths of the square in each sets of arrays
are 40nm, 50nm, 65nm, 80nm, 100nm, 130nm, 160nm, and 200nm, respectively. Be-
tween two different e-beam exposure dose used (1200 and 1500 µC /cm2), there is no
significant differences in shape of patterns and following nanowire growth. Patterned
Si (111) substrate is loaded into the metal evaporator and 30nm of gold film is de-
posited. The gold dots are confined in the patterned areas after the development of
PMMA. The overall and magnified pictures of gold dot arrays (side length is 100nm)
are shown in Fig. 4.1. The substrate is etched by a buffered HF solution, and loaded
into the CVD system.
The starting growth conditions are as described in the previous section of thin-film
based growth shown in Chapter 4. Prior to the CVD growth, the additional annealing
process is required. The patterned sample is loaded into the furnace and annealed
under forming gas (4% H2 in N2) at 850
◦C for 30 minutes in order to contact the
catalyst into the substrate intimately. This procedure is necessary for the epitaxial
growth from the patterned catalyst. The substrate is loaded into CVD furnace. The
growth temperature is 850◦C, and the pressure is maintained at 760 Torr. The pure
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Fig. 4.1. Shape of square-shape Au patterns. The side length of square
array in this figure is 100nm. Insets are magnified SEM images.
hydrogen channel with flow rate of 150 sccm is used as the balance gas. The flow
rate of hydrogen into the SiCl4 bubbler to initiate the nanowire growth is 45 sccm.
For the epitaxial growth, diborane (B2H6, 50ppm in H2) is added (50 sccm). This
diborane is introduced 10 second before precursor SiCl4 flow at 850
◦C, in order to
prevent gold migration that will be discussed in the subsequent subsection.
4.2.2 Boron Induced Au Migration
Diborane flow can enhance the epitaxial growth as described Chapter 3. However,
the boron doped silicon nanowire growth results the problem of expanded area of gold
and following nanowire growth. Regardless of the size of original pattern, randomly
oriented parasitic nanowires are grown out of the pattern. Fig.4.2 shows the B-
doped nanowires grown from the Au patterned dops (Fig. 4.1) after the diborane and
hydrogen mixture are flown during temperature ramping procedure from 500◦C. This
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expansion of patterned area is not observed in the silicon nanowire growth without
diborane flow. Therefore, it might be related with the diborane induced surface
migration of gold prior to the nanowire growth [113]. Previously, Fig. 3.5(a) confirmed
that the flow of B2H6 prior to precursor flow by 10 second enables epitaxially vertical
nanowire growth. Therefore, similar timing of B2H6 flow just before nanowire growth





Fig. 4.2. Effect of B2H6 flow on gold migration. Before nanowire
growth, the CVD furnace are filled with B2H6 (20ppm) and H2 mix-
ture during the temperature ramping step. (a) Patterned dot area.
Before growth, the gold dot arrays are in the shape of Fig. 4.1. How-
ever, original Au positions are indistinguishable. (b) Overall shape of
patterned dot area and marker area of large square shape, which is
patterned to seek the location of patterned dot easily. Dotted squares
indicate the original area of patterning. (c) Magnified observation of
the edge of marker area. From the original film, thicker wires are
grown, and the short thin structures are developed out of the original
patterned area.
4.2.3 Annealing Condition of Patterned Dots
As described in 4.2.1, Experimental Method, the epitaxial growth from patterned
dots is available only if proper annealing condition is provided prior to the nanowire
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growth. The optimized annealing condition is annealing in forming gas (4% H2 in
N2) at 850
◦C for 30 minutes. Fig. 4.3 shows the nanowire growth without proper
annealing process. Even if the other growth conditions are the same as that of Fig.
4.4, each pattern can induce multiple nanowire ramification in base without proper
annealing process. Therefore, it can be assumed that the proper annealing procedure
provides each catalyst dot to have intimate contact and to form a closely-packed seed
with the substrate for the epitaxial growth.
10um 1um
(a) (b)
Fig. 4.3. FE-SEM observation of B-doped silicon nanowires grown
without annealing process. The growth condition is the same as the
optimal growth condition of gold thin film. Original side size of pat-
tern is 160nm. (a) Overall shape of patterned arrays. (b) Magnified
picture of nanowire base shows the base has trace of diffused gold into
the substrate.
4.2.4 Effect of Size of Patterned Au Dots
As previously discussed and described in Fig. 3.10, the epitaxy of intrinsic silicon
nanowire changes by the diameter of nanowires. Moreover, in the pattern, due to the
migration and diffusion of gold before nucleation, nanowires from very small pattern
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(diameter<65nm) cannot be grown [100]. The nanowires grown from the patterns
with the side length less than 80nm has less yield of vertical nanowire, and some
patterned dot is not nucleated and developed into the nanowire shown in Fig. 4.4.
This trend is analogous to the diameter-dependent growth direction, observed from
the nanowires with gold thin film (Fig. 3.10). Therefore, the catalyst dot should be
large enough to promote epitaxial growth even under B2H6 co-flow with SiCl4.
(c)(b)(a)
10um 10um 10um1um1um1um
Fig. 4.4. B-doped silicon nanowires from different size of patterned
dots. The side length of the original size of each square dots are (a)
40nm, (b) 100nm, (c) 160nm, respectively. Scale bars: 10µm. (Insets
shows the magnified shape of nanowire base. Scale bars: 1µm.)
After considering all factors, the control of orientation and position for the epi-
taxial silicon nanowires are achieved in Si (111) substrate with high yield up to 85%
as shown in Fig. 4.4(c).
4.3 Horizontal Growth of Silicon Nanowire Array on Sidewall
In this section, the gold dot arrays are patterned on shallow sidewall structure
and the plannar silicon nanowire arrays with directional and positional control are
shown.
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4.3.1 Controlled Placement of Patterned Dots on Sidewall
The detailed procedure to fabricate the novel sidewall structure with patterned
gold dot is shown in Appendix B [112].
In brief, the dot arrays are patterned on sidewall using silicon-on-insulator (SOI)
substrate. As the crystallographic orientation of the surface with gold catalyst should
be (111) oriented for the perpendicular growth, (110) oriented SOI wafer is used. The
sidewall structure is fabricated by the lithographic wet etching of top silicon layer by
potassium hydroxide (KOH), the anisotropic silicon etchant. In this structure, under-
neath insulator (SiO2) layer will stop the continuous etching and the (111) oriented
face is exposed. The patterning of lines followed by the metal gold evaporation with
high angle results the large contrast of gold thickness on sidewall to that on the top
layer. Finally, selective short gold wet etching (KI) provides the gold dots remaining
only on sidewall.
4.3.2 Structure Improvement
In the fabrication process for sidewall structure, several steps are designed to
improve the quality of planar nanowire arrays. In this subsection, the examples of
problem process and their solutions are discussed. First, the unwanted growth of
nanowire growth by damaging the exposed bare silicon structure on top. Second,
nanowire cannot be grown straightly without the formation of gap between sidewall
and the oxide step. Third, the length of nanowire should be minimized to prevent
the contact of growing nanowire tip to the underneath oxide step.
According to the sidewall fabrication process in Fig. B.1(d), thermal oxide layer
is deposited on top of silicon prior to the e-beam resist deposition. This process is
critical to prevent the growth of nanowire from top silicon surface.
The Au deposition without an oxide layer forms the gold silicide along the line, and
subsequent growth can cause the unwanted nanowire structure on the top plane. Fig.
4.5 (a) and (b) present the sidewall structure prior to the growth and the nanowire
54
growth from the structure, respectively. In Fig. 4.5(a), the stripes of gold trace are
shown, which is different with the result with a protective oxide layer in Fig. B.1
(f). The width of each stripe is the same as the width of PMMA openings in the
process of Fig. B.1(d). This change of color implies the damage of top silicon layer
under the PMMA by the heated gold during evaporation process in Fig. B.1(e). It
forms the gold silicide stripes, and this damage is not prevented via simple PMMA
layer. As a result, Fig. 4.5(b) shows that the nanowire are not only located from the
sidewall, which are straightly grown, but also shows the randomly grown nanowires
on the top surface. It is noticeable that this unwanted random structure from silicide
is not formed on the bottom oxide shown in Fig. 4.5(b) and (c). It implies that the
oxide layer can be more resistive to hot evaporated metal than a simple PMMA layer.











Fig. 4.5. Sidewall structure with patterns without oxide protective
layer. (a) Before nanowire growth, silicide is formed on top surface.
(b) After VLS-CVD growth, nanowires are grown from top silicide
layer.
The second improvement is the formation of additional undercut between top
silicon sidewall and the underneath oxide layer to provide a proper gap. If the wet
SiO2 etch process by BOE is not performed after the sidewall formation as shown
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in Fig. B.1 (c), the following nanowire cannot be stretched out during VLS growth
process. Fig. 4.6 clearly reveals the necessity of BOE wet etching process. Without
making a proper gap in Fig. 4.6 (a) and (b), most of nanowires are grown to the
other tilted <111> directions probably due to the contact of propagating gold tip to
the bottom oxide layer. Once it hits the substrate, the growth direction diverts to
the other <111> directions. However, the nanowires can be elongated straightly for





Fig. 4.6. Importance of a proper gap formation between sidewall
and oxide. The growth condition of silicon nanowire growth from
sidewall structure are the same. Growth time : 3 minutes. Sidewall
plannar silicon nanowire structure without wet etch process observed
from SEM in (a) side view and (b) top side. Sidewall plannar silicon
nanowire structure with 40 sec of BOE wet etch process observed from
SEM in (c) side view and (d) top side.
The third optimization process is the length optimization. Although the gap be-
tween the sidewall and oxide layer is formed as shown in Fig. 4.6 (c-d), the grown
nanowires finally touches the substrate and diverts their directions to the other <111>
56
Table 4.1
The length of nanowires with different flow time of precursor SiCl4
Growth Time(sec) 60 60 60 70 70 90 105 120 120
Nanowire Length (µm) 3 5 5 6.5 7.8 10 12.5 15 20
directions. Therefore, the nanowire length needs to be reduced by terminating pre-
cursor flow earlier.
Throughout multiple growths with different growth time, the average lengths of
nanowires are measured as shown in Table 4.1. The growth time in here is defined as
the duration of hydrogen flow into the SiCl4 bubbler. The linear fitting analysis of this
time-length relationship is done as shown in Fig.4.7. The x-intercept is 38 seconds,
which is the combination of SiCl4 bubbling time, SiCl4 flow time, and nucleation time.
The slope of the fitted line is the growth rate, which corresponds to 12.4µm/sec. In
Fig. 4.6(c-d), the nanowires grown on sidewall can be grown straight for about 15µm
without any diversion of growth direction. Therefore, the growth time is determined
between 60s and 90s after considering the relationship of length-growth time.
4.3.3 Synthesis of Horizontal Silicon Nanowire Array
Horizontal silicon nanowire array is fabricated with all considerations on sidewall
structure and nanowire growth condition. The growth condition is summarized as
follows. The patterned sidewall structure is fabricated as described in Appendix B.
The sidewall structure is dipped in buffered HF solution for 30 seconds to remove
native oxide. After rinse using DI water and dry, the substrate is loaded into CVD
furnace. The substrate is annealed at 300◦C with gas mixture of 4% H2 in N2, for 10
minutes. After annealing, the furnace is purged to remove any gas residue and the
temperature is increased to the growth temperature is 850◦C, and the ramp-up rate
is 70◦C/min. Hydrogen gas is filled to make the pressure 760 Torr. For the epitaxial
growth, diborane (B2H6, 50ppm in H2) is flown constantly (50sccm) and the silicon
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Fig. 4.7. Calculation of nanowire growth rate based on the average
of nanowire length and the growth time. Linear fitting analysis is
executed by OriginPro 8.
nanowire growth is carried out using hydrogen (45 sccm) carrier gas through a SiCl4
bubbler for 1 minute.
Fig.4.8 reveals the subsequent result. Horizontal silicon nanowires are grown from
about 70% of patterned dots. The diameter of nanowire base is 120nm, and the
nanowire tip size is about 105nm. Due to the shorter growth time of 1 minute, the
nanowires of average length of 5µm are suspended above the oxide layer without kink.
Some patterned dot positions do not have nanowire, due to non-uniform quality of
gold or non-ideal diffusion of gold into the substrate during annealing step.
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(a) (b) (c)
Fig. 4.8. Homoepitaxial Si nanowire grown from the patterned dot
on Si(111) sidewall. (a) Schematics of horizontal nanowire growth
on sidewall structure. (b) FE-SEM images of overall structure taken
from 30◦ from substrate normal. Scale bar: 10µm. (Insets: Gold
catalysts on nanowire tips. Scale bar: 1µm.) (c) Closer observations
of Si nanowire base. Scale bar: 100nm.
4.4 Fabrication of Surround-Gate Nanowire Field Effect Transistor
In this section, the horizontal nanowire array structure is demonstrated in the
surrounding-gate field effect transistor for high performance on-off current character-
istics [8, 42–44] . The bottom-up synthesized horizontal nanowire array is now ready
to applied in the electrical device via top-down lithographic technology [112].
4.4.1 Electrical Characteristics with High-k Gate Dielectric
The in-plane horizontal nanowire structure is fragile to liquid since only one end of
it is fixed. This problem is critical in wet etch process for the top-down lithography.
In metal-oxide-semiconductor field-effect transistor (MOSFET) structure, however,
the gate dielectric material is deposited, and thick gate dielectric material deposition
could fix the nanowire structure as shown in Fig. 4.9. The small gap (about 100nm)
between the nanowire and the underneath substrate is filled with the gate dielectric
material. In order to confirm the rigidity, the sonication process in liquid for two
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minutes is performed, and the nanowire structure is fixed via this dielectric material.
Therefore, the horizontal nanowires in the controlled position and orientation are
fabricated. The nanowire structures are fixed on the insulator, which is optimal
structure for the nanowire multi-gate device.
Fig. 4.9. Schematics of nanowire field effect transistor. Source and
gate are defined directly on nanowire structure and gate is defined on
top of gate dielectric materials. The gate electric materials also fix
the overhung nanowire array and protect the following wet etching
process. Reprinted with permission from [112]. Copyright ©Purdue
University 2012.
The summarized manufacturing steps for FET structure are described as below.
At first, high-k dielectric material, aluminum oxide (Al2O3) is used for the gate dielec-
tric material. In order to fill the 70nm gap between the nanowires and underneath
oxide, Al2O3 layer with 50nm thickness is deposited using atomic layer deposition
(ALD) at 200◦C. Source and drain patterns on horizontal nanowire array were writ-
ten on PMMA (poly(methyl-methacrylate)) by e-beam lithography. The source and
drain is filled with 250nm nickel by e-beam evaporator and the film is lifted off with
PMMA. The sample was put in rapid thermal annealing chamber at 500 ◦C for 30
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seconds in 4% hydrogen in nitrogen. Gate pattern was written on PMMA and aligned
to source and drain electrodes using e-beam lithography. Then, 200nm titanium and
50nm gold were evaporated and lifted off.
The device fabrication result is shown in Fig. 4.10. Electrical I-V measurements of
nanowire transistor were shown by charactrized at room temperature using a semicon-
ductor characterization system, Keithley 4200-SCS. Although it shows p-type FET
charactristics, on/off current ratio is less than 2, which indicates large current flow
even under high gate bias.
Source
Vd = 5V

















Fig. 4.10. SEM image and current-voltage characterictics of single
nanowire FET device with dielectric material Al2O3. Reprinted with
permission from [112]. Copyright ©Purdue University 2012.
The large threshold bias required and small on/off ratio can be explained by two
reasons: large nanowire diameter and high doping concentration. For both case, the
charge carrier cannot depleted completely by the gate bias. The depletion width, WD,
in MOS capacitor is approximately given as, WD is inversely proportional to N
1/2
B ,
where NB is the doping concentration [114].
From the given sidewall pattern, the diameter of nanowire base and nanowire tip
is 120nm and 105nm, respectively. The diameter size, which is limited by catalyst
pattern cannot be reduced for the epitaxial growth as shown in Fig. 4.4. If the radius
of p-type nanowire is larger than the depletion width, the holes in the channel cannot
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be depleted on off-state, and a dense hole channel still exists as shown in Fig. 4.11.






















Fig. 4.11. Comparison of channel carrier density in on/off state with
different nanowire diameters. (Top) Nanowire with large diameter is
difficult to deplete under the off state. (Bottom) Nanowire with small
diameter can easily deplete under off-state.
Similarly, the high doping concentration decreases the depletion width (inversely
proportional to N
1/2
B ) smaller than nanowire radius [114]. For the epitaxial nanowire
growth, high dopant flow of B2H6 is provided in addition to SiCl4 flow. In order to
synthesize vertical nanowire on substrate, diborane is flown with the precursor during
nanowire growth. The atomic inlet ratio of B:Si for this synthesis is 1:550, which will
induce very highly doped silicon nanowire. Therefore, the high doping concentration





















Fig. 4.12. Comparison of channel carrier density in on/off state with
different channel doping concentrations. (Top) Nanowire with heav-
ily doped body is difficult to deplete under the off state. (Bottom)
Nanowire with lightly doped body can easily deplete under off-state.
4.4.2 Improved Electrical Characteristics with SiOx Gate Dielectric
The in-plane nanowire FET with Al2O3 gate dielectric shows poor gate controlla-
bility with high off-current due to the large nanowire diameter and the high carrier
concentration in nanowire channel. Recently, the dopant concentrations of individual
nanowires are measured using atom probe tomography, and the doping concentra-
tion is extremely highly confined on shell on germanium nanowires as shown in Fig.
4.13 [115]. The dopant incorporated from liquid eutectic alloy to nanowire shell
through liquid-solid interface. Therefore, the removal of this highly doped shell area





Fig. 4.13. Dopant incorporation pathways and distribution. (a)
Schamatic representation of dopant incorporation pathways via the
catalyst (i) and surface decomposition (ii). (b) Radial plot of phos-
phorus concentration for germanium nanowires grown at 380◦C and
PH3 : GeH4 ratios of 1:1,000 (triangles) and 1:500(squares). The inset
shows the path along which concentration is measured. (c) side view
of nanowire cross-section highlighting the distribution of phosphorus
(grey spheres). Reprinted with permission from [115]. Copyright
©2009 Nature Publishing Group.
Dry thermal oxidation of silicon will react with silicon nanowire shell and converts
silicon into silicon dioxide. This process will remove the heavily doped nanowire shell
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exclusively and transforms the heavily doped channel into lightly doped channel. The
sample was put into dry oxidation furnace with growth temperature at 1000 ◦C for
70 minutes to get 50 nm silicon dioxide growth. The silicon dioxide formed will fix
the nanowire structure, which have been verified using ALD gate dielectrics. This
oxide will reduce nanowire radius by 22nm (44nm in diameter) as the thickness of
silicon around shell consumed during oxidation process will be 44% of oxide layer
formed [116]. This gate dielectric, oxidized silicon, not only removes the heavily
doped nanowire shell but also reduces the nanowire diameter substantially. Therefore,
this structure will improve the problems on the previous structures with ALD gate
dielectrics.
After the dry oxidation process, source and drain patterns were written on PMMA
and aligned to horizontal nanowires using e-beam lithography. Next, 250nm nickel
was evaporated and lifted off. The sample was put in rapid thermal annealing chamber
at 500 ◦C for 30 seconds in 4% hydrogen in nitrogen. Gate pattern was written on
PMMA and aligned to source and drain electrodes using e-beam lithography. The
final structure is observed via SEM as shown in Fig. 4.14. It reveals a single nanowire
FET with silicon dioxide. The oxidation process reveals the gold-assisted oxidation
process shown in Fig. 4.14(c) [117]. Multiple nanowire channels are also fabricated
by surrounding gate structure as shown in Fig. 4.15.
The electrical characterization of single horizontal nanowire FET (in Fig. 4.14)
reveals the p-type transistor characteristics, which is caused by the hole formation in
nanowire channel by high B2H6 flow during VLS synthesis. The resistivity comparison
of the nanowires before and after oxidation confirms the doping level change from
1018cm−3 to 5 * 1015cm−3. The heavily doped shell is selectively oxidized, and it
reduces the doping level [115]. Therefore, high performance FET using in-plane
nanowire is demonstrated. The on/off current ratio is improved from 2 to 4,000.
The subthreshold slope (SS = (d(log10Ids)/dVgs)
−1 = ln(10) * kT/q * (1 + Cd/Cox))
is about 2,300mV/dec. This high subthreshold slope can be due to small dielectric
capacitance, Cox, due to thick oxide layer to fix nanowire. This can be reduced further
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Fig. 4.14. Horizontal nanowire FET with SiO2 via dry oxidation.
(a) A horizontal nanowire field effect transistor. (b) Magnification of
(a) reveals gate dielectric, SiO2 and source, gate, and drain contact.
(c) Magnification of the tip of nanowire array showing gold-assisted
oxidation process. (d) Magnification of a horizontal nanowire FET
taken from tiled angle by 30◦. Reprinted with permission from [112].
Copyright ©2012 Purdue University.
by shallow gap formation shown in Fig. 4.6. This p-type nanowire in planar structure
verifies the possibility of bottom-up nanowire synthesis in large-scale integration.
4.5 Conclusion
In conclusion, the planar VLS silicon nanowire array are epitaxially grown on
patterned catalyst on sidewall structure. The gold pattern by e-beam lithography
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Fig. 4.15. Multi-channel nanowire FET. (left) horizontal nanowire
array FETs. (right) manification of multi-channel nanowire FET.
Scale bars: 500nm. Reprinted with permission from [112]. Copyright
©Purdue University 2012.
on the (111) sidewall fabricated from (110) oriented SOI substrate defines the po-
sition of silicon nanowire. By applying the lessons learned from Chapter 3 enabled
the orientation controlled silicon nanowire growth. As a result, orientation and po-
sition controllable silicon nanowire arrays are fabricated. The nanowires are parallel
to each other and horizontally aligned. Therefore, the structure is demonstrated as a
field effect transistor using lithographic fabrication process. By considering nanowire
dopant distribution and diameter, the channel current can be controlled by a hori-
zontally aligned silicon nanowire.
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Fig. 4.16. SEM image and current-voltage characterictics of single
nanowire FET device with dielectric material silicon oxide by dry
oxidation. (Top) Channel current (Drain-Source) with fixed drain
bias at 5V as a function of gate bias change. Inset: Channel current
in log scale reveals that the on/off current ratio is 4,000. (Bottom)
Channel current as a function of drain voltage. Gate bias increases
from 0, 2, 4, 6V. Reprinted with permission from [112]. Copyright
©Purdue University 2012.
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5. CONCLUSION AND PROPOSED FUTURE
RESEARCH
This dissertation set out to investigate the practical method for the controllable group
IV nanowire synthesis via VLS mechanism. The entire topics are motivated for the
application of bottom-up nanowire to the top-down VLSI technology. The precise
control of direction and position is essential, and this issue is one of the biggest
barrier to overcome for future nanowire electronics. Once the nanowires are aligned
in plane, the manufacturing time and cost for the fabrication in large scale will be
reduced. In this final chapter, the contribution of this research is summarized and
the future research direction is proposed.
5.1 Contributions
5.1.1 Directional Control of Group IV Nanowire Growth
VLS nanowires of Group IV materials, germanium and silicon, requires the sys-
tematic experiment and analysis for the controllable synthesis. In Chapter 2 and 3,
vertically grown germanium and silicon nanowires are investigated.
In Chapter 2, the growth of dense, epitaxial germanium nanowires on a (111)
silicon substrate is demonstrated using annealing and growth steps both carried out at
as low as 280 ◦C. This result provides the pathway to synthesize vertical germanium
nanowires on silicon substrate by considering thermal history and the substantial
improvement towards the incorporation into conventional VLSI processing.
In Chapter 3, the vertically grown silicon nanowires on a (111) silicon substrate is
demonstrated by considering the dopant impurity and the size of gold catalyst. The
delay in nucleation time by the incorporation of impurity diborane provides the stable
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nanowire growth improving the yield of vertical nanowire from 38% to 98%. Intrinsic
silicon nanowires with large diameter also grow normal to the substrate due to the
interaction of catalyst-substrate. The two-stage modulation doping process provides
vertical but intrinsic nanowire with B-doped Si stem in base. This discovery provides
another option to control VLS nanowire orientation.
5.1.2 Plannar Nanowire Synthesis on Sidewall Structure
In Chapter 4, based on the experience and investigation on the early chapters
for the orientation controlled nanowire synthesis, the position is controlled by litho-
graphic method for Au deposition and the several factors to control the epitaxy of
silicon nanowires. As a result, the horizontally aligned silicon nanowire array is fab-
ricated. Finally, the structure is demonstrated as an electrical device, which shows
high on/off electrical current ratio by applied gate bias. This shows the possibility of
the future electronic devices using top-down fabrication of bottom-up nanowire.
5.2 Future Research Direction
5.2.1 Fundamental Study on the Mechanism of Nanowire Epitaxy
There have been numerous reports to control the nanowire growth orientation
during the last decade. However, the mechanisms and theories to determine the
nanowire growth orientation is not clarified completely. Especially, the important
factors to distinguish the difference among the different directions with same crystal-
lography (for example, one vertical <111> versus three tilted <111> directions on
(111) substrate) are not established.
In this work, the experimental results shows the technique how to improve the
yield of vertical nanowires. In particular, the yield improvement of vertical silicon
nanowires via dopant flow has not been reported yet, and it shows the promising
candidate for controllable bottom-up unit assembly in the future. In this work, the
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source of yield improvement is considered to be the delayed nucleation to facilitate
more stable initial nanowire growth by indirect observation. In order to prove the
argument based on experimental result in this dissertation, the theoretical calculation
or direct observation (e.g. in-situ TEM) is essential and suggested.
The dopant impurity other than diborane can be considered to enhance the yield
of vertical nanowires. Especially, the only p-type source tested in this dissertation is
phosphine, and it worsens the epitaxy by diverting the growth orientation other than
<111> directions. Once the n-type dopant source facilitating vertical nanowires is
found, the combination of n-type and p-type nanowires can be assembled directly in
CMOS electronics.
5.2.2 Future Nanowire Electronic Applications
In Chapter 4, the horizontal nanowire arrays are fabricated and developed into
the p-type surrounding gate field effect transistor. While the hole transport across
the nanowire channel can be controlled by gate bias, better performance is required
in future to compete with the conventional lithographic fabrication.
In this dissertation, the on/off current ratio is improved by changing from ALD
dielectric to thermal oxide. This change reduced the effective charge density inside
nanowire and channel can be depleted by small gated bias. As a future work, the
two-stage modulation doping process shown in Chapter 3.4 is suggested to reduce the
doping level inside the channel. This two-stage process will maintain the controlla-
bility of nanowire orientation but reduce the carrier density which will be examined
for the high-performance electronics.
Furthermore, the intrinsic horizontal nanowire array can be selectively doped in
post-growth step. The dopant diffusion into the desired nanowires can be achieved by
lithographic patterns and annealing process with dopant gas [118]. The integration of
different types of nanowires in controlled growth conditions will be applied in CMOS
electronic circuit.
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The fabrication techniques for in-plane silicon nanowire arrays developed in this
dissertation can be applied with the materials with different bandgap materials. Single
crystalline germanium or general III-V materials can outperform the current silicon-
based technology. Furthermore, the axial or radial heterostructure of nanowires
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A. SILICON TETRACHLORIDE BUBBLER SYSTEM
Silicon tetrachloride (SiCl4) is liquid in room temperature (Boiling point: 57.65
◦C). In
CVD system, the reactant of liquid form should be vaporized, and in the experiment,
the delivery of reactant is from a bubbler. The bubbler system with the source, liquid
SiCl4, is in container through which hydrogen gas is bubbled. This source liquid
evaporates, saturates the gas phase, and then conveyed to the reactor in the carrier
gas hydrogen. The schematics of bubbler system is shown in Fig.A.1.
Fig. A.1. Schematics of Silicon Tetrachloride Bubbler System.
For the reproducible and consistent result, the temperature of bubbler should be
kept constantly by cooling system, for the constant vapor pressure or liquid. Through-
out whole experiment in this thesis, the temperature of precursor container is kept at
1◦C. According to the information from the manufactor (SAFC), the vapor pressure
of SiCl4 is [119],
The approximated vapor pressure as a function of temperature is shown in Eq.
A.1.
log10P (mmHg) = 7.62− 1562/T (K) (A.1)
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Table A.1
The vapor pressure of SiCl4 in the bubbler system under given temperature
Temperature(◦C) 1 5 10 15 20 25 30
PM (mmHg) 83.04 100.30 126.06 157.18 194.51 239.00 291.67
Table A.2
The flow rate of SiCl4 in the bubbler system by inflow rate of hydrogen
fH2 10 20 30 35 40 45 50 60
fSiCl4 1.23 2.46 3.69 4.31 4.92 5.54 6.15 7.38
The calculated vapor pressure by the temperature of liquid precursor is given in
Table A.1.
Throughout the research process in this dissertation, the bubbler temperature of
SiCl4 liquid is maintained at 1
◦C by the cooler. The vapor pressure of liquid SiCl4
at 1◦C is 83.04 mmHg . The system is regarded as adiabatic and the bubbles com to
equilibrium with the liquid phase by inlet flow of hydrogen. The molar rate(=flow
rate) of SiCl4 species, FM is given by Eq. A.2 [120,121],
FM =
PM
PB − PM FC , (A.2)
where FC is the molar flow rate of the carrier gas, PB the system pressure, and
PM is the vapor pressure of the volatile species (a function of temperature), which is
calculated from Eq. A.1. The usual growth pressure in the paper, PB, is 760mmHg ,
and the Eq. A.2 is changed as,
FM =
83.04
760− 83.04FC = 0.123FC . (A.3)
The molar flow rate of ideal inlet gas is proportional to the volumetric outlet flow
rate. Using Eq. A.3, the flow rate of SiCl4 is calculated in Table A.2. Therefore, the
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outlet flow rate of silicon tetrachloride mixed with hydrogen gas can be estimated by
the inlet flow rate of hydrogen to the bubbler.
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B. FABRICATION PROCESS FOR PATTERNED GOLD
DOT ON SIDEWALL
In this appendix, the fabrication process of the base sidewall structure with catalyst
dots for the synthesis of horizontal nanowire array will be briefly introduced [112].
The schematics of each fabrication process and corresponding SEM images of pat-
terned sidewall structure are shown in Fig. B.1. For the horizontal nanowire growth,
the orientation of sidewall with catalyst should be (111), and this (111) plane can
be obtained in sidewall when Si(110) silicon wafer is used. Silicon-on-insulator(SOI)
wafer is used to define the height of the sidewall. The (110) oriented planes on the
side are perpendicular to the surface throughout anisotropic wet chemical etching
of a (110) orientated SOI [71, 122]. The thickness of silicon on insulator is 70nm.
Along the line with the angle of 54.7 ◦ to the wafer cut, the deposited HSQ(Hydrogen
silsesquioxane) mask protects silicon sidewall area selectively. The (111) surface is
perpendicularly formed to the wafer face underneath this line. Silicon on insulator
without HSQ mask is etched by KOH. Since KOH is used for orientation-dependent
etching, which has slow etch rate on (111) planes than the other planes [123, 124],
the (111) sidewall plane which is perpendicular to the substrate is exposed as in
Fig.B.1(b). After the HSQ layer is removed, SiO2 layer is etched by BOE in order
to make the gaps between the grown nanowires and substrate Fig.B.1(c). Thin SiO2
layer is deposited(20nm) to protect exposed silicon from the damage by gold evapora-
tion. Then, Poly-(methyl methacrylate) (PMMA) is deposited and spinned as a resist
in the electron beam photolithography process Fig.B.1(d). Electron beam draws the
narrow line perpendicular to the substrate face with the width of 100nm. Gold from
thermal evaporator is deposited by angled deposition of 80◦ from the substrate nor-
mal [70]. Due to the highly tilted injection of metal, the evaporation of 40nm gold thin
film results different deposited gold thicknesses between the substrate normal (7nm)
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and exposed Si(111) sidewall (39nm). Once PMMA is removed with gold deposited
on it, only thin lines of gold, on which area exposed by electron beam lithography,
are remained Fig.B.1(e). Thin gold film layer deposited on SiO2 is etched by gold
etchant, potassium ionide (KI), with precise control. The thin gold film (7nm) on
top and bottom stage is removed and only thick dots on the sidewall are remained
Fig.B.1(f). This gold dots are the catalyst for the VLS silicon nanowire growth, and
now, the fabrication process for the lateral nanowire growth on sidewall is finished.
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Fig. B.1. Fabrication process of the structure for position-controlled
lateral nanowire growth. (a) (110) SOI wafer is prepared. (b) HSQ
pattern and Si etch by KOH. Underneath (111) sidewall is perpen-
dicular to the substrate. (c) Removal of HSQ mask and SiO2 etch.
(d) Protective oxide deposition. PMMA deposition and pattern. (e)
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